Main Page

From Verific Design Automation FAQ
Jump to: navigation, search

General

Input: VHDL, Verilog (and SystemVerilog), Liberty, EDIF

Netlist Database

Output

TCL, Perl, Python, Java