Main Page

From Verific Design Automation FAQ
Jump to: navigation, search

General

VHDL, Verilog (and SystemVerilog), Liberty, EDIF

Output

TCL, Perl, Python, Java