Verific’s VHDL parser supports the entire IEEE-1076 standard (2008, 1993, 1987) for analysis, and is compatible with leading industry simulators Incisive, QuestaSim, and VCS.
- The parser supports static elaboration as well RTL elaboration, and is integrated with a language-independent netlist data structure common to all parsers.
- RTL elaboration supports all synthesis pragma’s and is compatible with leading synthesis tools such as Design Compiler, RTL Compiler, Synplify, and Precision.
- Users interface with the parse tree or netlist data structures through an extensive set of APIs in C++, Perl, or Python.
Do you want more information?