Difference between revisions of "Remove Verific data structures"
From Verific Design Automation FAQ
| (2 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
'''Q: How do I remove all Verific data structures in memory?''' | '''Q: How do I remove all Verific data structures in memory?''' | ||
| + | |||
| + | To remove hdl file sorting data: | ||
| + | |||
| + | hdl_file_sort::Reset(); | ||
| + | |||
| + | To reset file system cache: | ||
| + | |||
| + | FileSystem::ResetDirectoryCache(); | ||
To remove Verilog parsetree: | To remove Verilog parsetree: | ||
| Line 29: | Line 37: | ||
LineFile::DeleteAllLineFiles(); | LineFile::DeleteAllLineFiles(); | ||
LineFile::ResetFileIdMaps(); | LineFile::ResetFileIdMaps(); | ||
| + | #if defined(VERIFIC_LINEFILE_INCLUDES_COLUMNS) || defined(VERIFIC_LARGE_LINEFILE) | ||
| + | ColLineFile::DeleteAllLineFiles() ; | ||
| + | #endif | ||
To remove message type settings: | To remove message type settings: | ||
Latest revision as of 11:08, 14 January 2026
Q: How do I remove all Verific data structures in memory?
To remove hdl file sorting data:
hdl_file_sort::Reset();
To reset file system cache:
FileSystem::ResetDirectoryCache();
To remove Verilog parsetree:
veri_file::Reset();
To remove VHDL parsetree:
vhdl_file::Reset();
To remove synlib parsetree:
synlib_file::Reset();
To remove hierarchy tree:
hier_tree::DeleteHierarchicalTree() ;
To remove UPF data structures:
upf_file::DeleteAll();
To remove the netlist database:
Libset::Reset();
To remove linefile data (make sure that you've removed all parsetrees and the netlist database):
LineFile::DeleteAllLineFiles();
LineFile::ResetFileIdMaps();
#if defined(VERIFIC_LINEFILE_INCLUDES_COLUMNS) || defined(VERIFIC_LARGE_LINEFILE)
ColLineFile::DeleteAllLineFiles() ;
#endif
To remove message type settings:
Message::Reset();
To reset run-time flags:
RuntimeFlags::DeleteAllFlags();
