Difference between revisions of "Remove Verific data structures"
From Verific Design Automation FAQ
m |
m |
||
Line 23: | Line 23: | ||
To remove the netlist database: | To remove the netlist database: | ||
− | |||
− | |||
Libset::Reset(); | Libset::Reset(); | ||
Revision as of 11:42, 28 July 2016
Q: How do I remove all Verific data structures in memory?
To remove Verilog parsetree:
veri_file::ResetParser();
To remove VHDL parsetree:
vhdl_file::ResetParser();
To remove synlib parsetree:
synlib_file::DeleteAllLibraries();
To remove hierarchy tree:
hier_tree::DeleteHierarchicalTree() ;
To remove UPF data structures, use:
upf_file::DeleteAll();
To remove the netlist database:
Libset::Reset();
To remove linefile data (make sure that you've removed all parsetrees and the netlist database):
LineFile::DeleteAllLineFiles(); LineFile::ResetFileIdMaps();