View source for How to get module ports from Verilog parsetree

Jump to: navigation, search

You do not have permission to edit this page, for the following reason:

The action you have requested is limited to users in the group: Users.


You can view and copy the source of this page.

Return to How to get module ports from Verilog parsetree.