Difference between revisions of "Main Page"

From Verific Design Automation FAQ
Jump to: navigation, search
m
m
Line 2: Line 2:
 
* [[Original RTL language | How do I know what language a Netlist in the netlist database comes from?]]
 
* [[Original RTL language | How do I know what language a Netlist in the netlist database comes from?]]
 
* [[Verific data structures | What are the data structures in Verific?]]
 
* [[Verific data structures | What are the data structures in Verific?]]
 +
* [[Remove Verific data structures | How do I remove all Verific data structures in memory?]]
 
* [[Does Verific build CDFG? | Does Verific build control and data flow graph (CDFG)?]]
 
* [[Does Verific build CDFG? | Does Verific build control and data flow graph (CDFG)?]]
 
* [[Does Verific support XMR?| Does Verific support cross module references (XMR)?]]
 
* [[Does Verific support XMR?| Does Verific support cross module references (XMR)?]]

Revision as of 14:51, 26 July 2016

General

VHDL, Verilog, Liberty, EDIF

Output

TCL, Perl, Python, Java