Difference between revisions of "Main Page"

From Verific Design Automation FAQ
Jump to: navigation, search
Line 31: Line 31:
 
* [[How to ignore parameters/generics in elaboration | Verilog/VHDL: Is there a way to tell the elaborator to ignore certain parameters/generics so that the unit/module is not uniquified?]]
 
* [[How to ignore parameters/generics in elaboration | Verilog/VHDL: Is there a way to tell the elaborator to ignore certain parameters/generics so that the unit/module is not uniquified?]]
 
* [[How to check for errors in analysis/elaboration | Verilog/VHDL: Is there a way to tell if the analysis/elaboration process has errors?]]
 
* [[How to check for errors in analysis/elaboration | Verilog/VHDL: Is there a way to tell if the analysis/elaboration process has errors?]]
 
+
* [[Support IEEE 1735 encryption standard | Verilog/VHDL: Does Verific support IEEE 1735 encryption standard?]]
 
'''Netlist Database'''
 
'''Netlist Database'''
 
* [[How to create a Netlist database from scratch (not from RTL input) | A coding example as how to create Netlist database and its objects]]
 
* [[How to create a Netlist database from scratch (not from RTL input) | A coding example as how to create Netlist database and its objects]]

Revision as of 18:00, 30 August 2018

General

Input: VHDL, Verilog (and SystemVerilog), Liberty, EDIF

Netlist Database

Output

TCL, Perl, Python, Java