Difference between revisions of "Main Page"

From Verific Design Automation FAQ
Jump to: navigation, search
Line 24: Line 24:
 
* [[Instance - Module binding order | Verilog: What is the order of binding modules to instances?]]
 
* [[Instance - Module binding order | Verilog: What is the order of binding modules to instances?]]
 
* [[Constant expression replacement | Verilog: Does Verific replace constant expressions with their respective values?]]
 
* [[Constant expression replacement | Verilog: Does Verific replace constant expressions with their respective values?]]
* [[Defined macros become undefined - MFCU vs SFCU | SystemVerilog: Why does Verific complain about undefined macros for macros defined in a different file]]
+
* [[Defined macros become undefined - MFCU vs SFCU | SystemVerilog: Why does Verific complain about undefined macros for macros defined in a different file?]]
 
* [[How to get enums from Verilog parsetree | SystemVerilog: From the parsetree, how can I get the enums declared in a module?]]
 
* [[How to get enums from Verilog parsetree | SystemVerilog: From the parsetree, how can I get the enums declared in a module?]]
 
* [[How to identify packages being imported into a module | SystemVerilog: How do I identify packages being imported into a module?]]
 
* [[How to identify packages being imported into a module | SystemVerilog: How do I identify packages being imported into a module?]]

Revision as of 17:13, 28 December 2018

General

Input: VHDL, Verilog (and SystemVerilog), Liberty, EDIF

Netlist Database

Output

TCL, Perl, Python, Java