Difference between revisions of "Main Page"

From Verific Design Automation FAQ
Jump to: navigation, search
Line 1: Line 1:
 
'''General'''
 
'''General'''
 
* [[How to get best support from Verific | '''''How to get best support from Verific''''']]
 
* [[How to get best support from Verific | '''''How to get best support from Verific''''']]
* [[How to save computer resources | '''''How to save computer resources''''']]
+
* [[How to save computer resources | How to save computer resources]]
 
* [[Original RTL language | How do I know what language a Netlist in the netlist database comes from?]]
 
* [[Original RTL language | How do I know what language a Netlist in the netlist database comes from?]]
 
* [[Verific data structures | What are the data structures in Verific?]]
 
* [[Verific data structures | What are the data structures in Verific?]]

Revision as of 15:49, 10 March 2021

General

Input: VHDL, Verilog (and SystemVerilog), Liberty, EDIF

Netlist Database

Output

Scripting languages: TCL, Perl, Python

Code examples