Difference between revisions of "Main Page"

From Verific Design Automation FAQ
Jump to: navigation, search
Line 1: Line 1:
 
'''General'''
 
'''General'''
* [[General#NetlistOriginalLanguage | How do I know what language a Netlist in the netlist database comes from?]]
+
* [[How do I know what language a Netlist in the netlist database comes from?]]
* [[General#VerificDataStructures | What are the data structures in Verific?]]
+
* [[What are the data structures in Verific?]]
* [[General#XMR | Does Verific support cross module references (XMR)?]]
+
* [[Does Verific support cross module references (XMR)?]]
  
  

Revision as of 16:32, 8 July 2016

General


VHDL, Verilog, Liberty, EDIF




Output

TCL, Perl, Python, Java