Difference between revisions of "Main Page"

From Verific Design Automation FAQ
Jump to: navigation, search
Line 2: Line 2:
 
* [[General | How do I know what language a Netlist in the netlist database comes from?]]
 
* [[General | How do I know what language a Netlist in the netlist database comes from?]]
 
* [[General | What are the data structures in Verific?]]
 
* [[General | What are the data structures in Verific?]]
* [[General:XMR | Does Verific support cross module references (XMR)?]]
+
* [[General#XMR | Does Verific support cross module references (XMR)?]]
  
 
* [[VHDL, Verilog, Liberty, EDIF]]
 
* [[VHDL, Verilog, Liberty, EDIF]]
 
* [[Output]]
 
* [[Output]]
 
* [[TCL, Perl, Python, Java]]
 
* [[TCL, Perl, Python, Java]]

Revision as of 14:04, 7 July 2016

General