Main Page

From Verific Design Automation FAQ
Revision as of 12:23, 24 August 2018 by Hoa (Talk | contribs)

Jump to: navigation, search

General

VHDL, Verilog (and SystemVerilog), Liberty, EDIF

Output

TCL, Perl, Python, Java