Main Page

From Verific Design Automation FAQ
Revision as of 11:12, 1 April 2022 by Vince (Talk | contribs) (Undo revision 764 by Vince (talk))

Jump to: navigation, search

General

Input: VHDL, Verilog (and SystemVerilog), Liberty, EDIF

Netlist Database

Output

Scripting languages: TCL, Perl, Python

Code examples