Difference between revisions of "Remove Verific data structures"

From Verific Design Automation FAQ
Jump to: navigation, search
m
Line 3: Line 3:
 
To remove Verilog parsetree:
 
To remove Verilog parsetree:
  
     veri_file::ResetParser();
+
     veri_file::Reset();
  
 
To remove VHDL parsetree:
 
To remove VHDL parsetree:
  
     vhdl_file::ResetParser();
+
     vhdl_file::Reset();
  
 
To remove synlib structures:
 
To remove synlib structures:
Line 32: Line 32:
 
To remove message type settings:
 
To remove message type settings:
  
     Message::ClearAllMessageTypes();
+
     Message::Reset();
  
 
To reset run-time flags:
 
To reset run-time flags:
  
 
     RuntimeFlags::DeleteAllFlags();
 
     RuntimeFlags::DeleteAllFlags();

Revision as of 10:33, 3 May 2021

Q: How do I remove all Verific data structures in memory?

To remove Verilog parsetree:

   veri_file::Reset();

To remove VHDL parsetree:

   vhdl_file::Reset();

To remove synlib structures:

   synlib_file::Reset();

To remove hierarchy tree:

   hier_tree::DeleteHierarchicalTree() ;

To remove UPF data structures:

   upf_file::DeleteAll();

To remove the netlist database:

   Libset::Reset();

To remove linefile data (make sure that you've removed all parsetrees and the netlist database):

   LineFile::DeleteAllLineFiles();
   LineFile::ResetFileIdMaps();

To remove message type settings:

   Message::Reset();

To reset run-time flags:

   RuntimeFlags::DeleteAllFlags();