Difference between revisions of "Simulation models for Verific primitives"
From Verific Design Automation FAQ
(Created page with "They are in example_designs/verilog/verificmodels.v and example_designs/verilog/verificsvamodels.v") |
|||
| Line 1: | Line 1: | ||
| − | They are in example_designs/verilog/verificmodels.v and example_designs/verilog/verificsvamodels.v | + | They are in "example_designs/verilog/verificmodels.v" and "example_designs/verilog/verificsvamodels.v". |
Latest revision as of 12:05, 4 September 2020
They are in "example_designs/verilog/verificmodels.v" and "example_designs/verilog/verificsvamodels.v".
