Simulation models for Verific primitives

From Verific Design Automation FAQ
Revision as of 12:05, 4 September 2020 by Hoa (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

They are in "example_designs/verilog/verificmodels.v" and "example_designs/verilog/verificsvamodels.v".