Simulation models for Verific primitives
From Verific Design Automation FAQ
They are in "example_designs/verilog/verificmodels.v" and "example_designs/verilog/verificsvamodels.v".
- This page was last modified on 4 September 2020, at 12:05.
