Verilog ports being renamed

From Verific Design Automation FAQ
Redirect page
Jump to: navigation, search