Uncategorized pages
Showing below up to 50 results in range #1 to #50.
View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)
- A customer wants to analyze/elaborate
- Access attributes of ports in parsetree
- Comment out a line using test-based design modification and parsetree modification
- Compile-time/run-time flags
- Constant expression replacement
- Create a Netlist Database from scratch (not from RTL elaboration)
- Cross-reference between the original RTL files and the elaborated netlist
- Defined macros become undefined - MFCU vs SFCU
- Design with System Verilog and Verilog 2001 files
- Design with VHDL-1993 and VHDL-2008 files
- Does Verific build CDFG?
- Does Verific support XMR?
- Does Verific support cross
- Does Verific support cross module references (XMR)?
- Extract clock enable
- General
- Getting instances' parameters
- How do I know
- How do I know what language a Netlist in the netlist database comes from?
- How to change name of id in Verilog parsetree
- How to check for errors in analysis/elaboration
- How to create a Netlist database from scratch (not from RTL input)
- How to find port dimensions
- How to get all Verilog files being analyzed
- How to get best support from Verific
- How to get enums from Verilog parsetree
- How to get library containing nested module
- How to get linefile information of macro definitions
- How to get module ports from Verilog parsetree
- How to get packed dimensions of enum
- How to get type/initial value of parameters
- How to identify packages being imported into a module
- How to ignore a (not used) parameter/generic in elaboration.
- How to ignore parameters/generics in elaboration
- How to make lives easier
- I'm using -v, -y,
- I have a design consisting of
- Included files associated with a Verilog source file
- Instance - Module binding order
- Logic optimization across hierarchy boundaries
- Macro Callback example
- Main Page
- Message handling
- Modules/design units with " default" suffix in their names
- Original RTL language
- Output file formats
- Pretty-print a module and the packages imported by the module
- Prettyprint all modules in the design hierarchy
- Prettyprint to a string
- Process -f file and explore the Netlist Database