Difference between revisions of "Design with VHDL-1993 and VHDL-2008 files"
From Verific Design Automation FAQ
m |
m |
||
Line 8: | Line 8: | ||
analyze -vhdl_2008 test2008.vhdl | analyze -vhdl_2008 test2008.vhdl | ||
− | For more details, see http://www.verific.com/ | + | For more details, see http://www.verific.com/docs/index.php?title=VHDL-1993_versus_VHDL-2008_IEEE_packages |
Latest revision as of 12:44, 29 November 2016
Q: VHDL-1993 and VHDL-2008 each has its own IEEE set. How do I analyze/elaborate a design with a mixture of files of different VHDL dialects (1993 and 2008)?
Please load the 2008 version of the IEEE library distributed by Verific and then analyze the 1993 and 2008 design files in their proper dialect. Verific will internally adjust the packages and both the designs should compile without any errors. For example:
setvhdllibrarypath -default verific_source/vhdl_packages/vdbs_2008 analyze test93.vhdl analyze -vhdl_2008 test2008.vhdl
For more details, see http://www.verific.com/docs/index.php?title=VHDL-1993_versus_VHDL-2008_IEEE_packages