User contributions
(newest | oldest) View (newer 50 | older 50) (20 | 50 | 100 | 250 | 500)
- 13:29, 20 July 2020 (diff | hist) . . (+66) . . Main Page
- 13:10, 9 July 2020 (diff | hist) . . (+793) . . Access attributes of ports in parsetree (current)
- 12:01, 23 June 2020 (diff | hist) . . (+2,705) . . N How to create new module in Verilog parsetree (Created page with "This code sample also shows how to add new parameters and new ports to a module. C++: <nowiki> #include <iostream> #include "veri_file.h" #include "veri_tokens.h" #include...") (current)
- 11:58, 23 June 2020 (diff | hist) . . (+113) . . Main Page
- 11:31, 23 June 2020 (diff | hist) . . (+5,317) . . N How to get full hierarchy ID path (Created page with "Note that this code sample requires "Hierarchy Tree" feature. C++ code: <nowiki> #include "VerificSystem.h" #include "veri_file.h" #include "VeriModuleItem.h" #include "Veri...") (current)
- 11:30, 23 June 2020 (diff | hist) . . (-2) . . Main Page
- 11:24, 23 June 2020 (diff | hist) . . (+5,317) . . N Verilog/C++: How to get full hiererachy ID path : How to get full hiererachy ID path (Created page with "Note that this code sample requires "Hierarchy Tree" feature. C++ code: <nowiki> #include "VerificSystem.h" #include "veri_file.h" #include "VeriModuleItem.h" #include "Veri...") (current)
- 11:20, 23 June 2020 (diff | hist) . . (+91) . . Main Page
- 00:36, 15 June 2020 (diff | hist) . . (-300) . . System attributes
- 17:02, 5 June 2020 (diff | hist) . . (+3,126) . . Create a Netlist Database from scratch (not from RTL elaboration)
- 16:58, 5 June 2020 (diff | hist) . . (+4) . . Main Page
- 13:08, 5 June 2020 (diff | hist) . . (-128) . . Black box, empty box, and unknown box
- 16:44, 4 June 2020 (diff | hist) . . (+32) . . Black box, empty box, and unknown box
- 13:49, 4 June 2020 (diff | hist) . . (+11) . . Black box, empty box, and unknown box
- 13:43, 4 June 2020 (diff | hist) . . (+7,550) . . N Black box, empty box, and unknown box (Created page with "In Verific Netlist Database, a Netlist can be a black box, an empty box, or an unknown box. #An unknown box is a Netlist that is #*from an instantiation of an undefined Veril...")
- 13:07, 4 June 2020 (diff | hist) . . (+98) . . Main Page
- 16:47, 2 June 2020 (diff | hist) . . (+2,399) . . Message handling
- 16:29, 2 June 2020 (diff | hist) . . (+40) . . Main Page
- 13:12, 1 June 2020 (diff | hist) . . (+1,657) . . N Parsing from data in memory (Created page with "It is possible to use "stream input" to parse data in memory. The example below is For Verilog input, but it can be adapted to use for VHLD input as well. If you run this ap...") (current)
- 13:07, 1 June 2020 (diff | hist) . . (+82) . . Main Page
- 13:44, 14 May 2020 (diff | hist) . . (+49) . . How to use RegisterCallBackMsg() (current)
- 12:30, 14 May 2020 (diff | hist) . . (+3,157) . . N How to use RegisterCallBackMsg() (Created page with "Here is a small example showing how to use RegisterCallBackMsg(): <nowiki> #include <stdio.h> #include <stdarg.h> #include "Strings.h" #include "Map.h" // Make assoc...")
- 12:25, 14 May 2020 (diff | hist) . . (+84) . . Main Page
- 14:19, 13 May 2020 (diff | hist) . . (-10) . . Main Page
- 14:18, 13 May 2020 (diff | hist) . . (+10) . . Main Page
- 19:05, 8 May 2020 (diff | hist) . . (+1) . . System attributes
- 19:03, 8 May 2020 (diff | hist) . . (+12) . . System attributes
- 12:40, 6 May 2020 (diff | hist) . . (+2) . . What VeriModule* or VhdlPrimaryUnit* the Netlist comes from? (current)
- 12:40, 6 May 2020 (diff | hist) . . (+19) . . What VeriModule* or VhdlPrimaryUnit* the Netlist comes from?
- 12:03, 6 May 2020 (diff | hist) . . (+1) . . Macro Callback example (current)
- 12:12, 28 April 2020 (diff | hist) . . (-2) . . How to get best support from Verific
- 12:11, 28 April 2020 (diff | hist) . . (+318) . . How to get best support from Verific
- 10:09, 28 April 2020 (diff | hist) . . (-4) . . How to get best support from Verific
- 11:06, 26 March 2020 (diff | hist) . . (+39) . . Does Verific support XMR?
- 18:03, 14 February 2020 (diff | hist) . . (+30) . . System attributes
- 11:36, 14 February 2020 (diff | hist) . . (-4) . . System attributes
- 11:35, 14 February 2020 (diff | hist) . . (+2) . . System attributes
- 11:33, 14 February 2020 (diff | hist) . . (+323) . . System attributes
- 11:08, 14 February 2020 (diff | hist) . . (+4) . . System attributes
- 11:07, 14 February 2020 (diff | hist) . . (+2) . . System attributes
- 14:20, 13 February 2020 (diff | hist) . . (+46) . . System attributes
- 13:42, 13 February 2020 (diff | hist) . . (-1) . . System attributes
- 13:42, 13 February 2020 (diff | hist) . . (-40) . . System attributes
- 13:41, 13 February 2020 (diff | hist) . . (+2,540) . . N System attributes (Created page with "Verific system attributes are attributes added and attached to DesignObjs (Design Objects) during the process of building the Netlist Database. To distinguish with user-decla...")
- 13:27, 13 February 2020 (diff | hist) . . (+62) . . Main Page
- 16:04, 12 February 2020 (diff | hist) . . (+2,764) . . N Using stream input to ignore input file (Created page with "This example shows how to use stream input to ignore input files that meet certain conditions. The example uses only filename as the "ignore" category. But you can have other...") (current)
- 15:59, 12 February 2020 (diff | hist) . . (+101) . . Main Page
- 15:02, 10 February 2020 (diff | hist) . . (+9,156) . . N Bit-blasting a multi-port RAM instance (Created page with "'''Q: What is bit-blasting a multi-port RAM instance''' Verific’s RAM extraction creates a minimal-port, multi-port RAM model in the netlist for every identifier that behav...") (current)
- 14:55, 10 February 2020 (diff | hist) . . (+103) . . Main Page
- 17:30, 3 February 2020 (diff | hist) . . (+8) . . Main Page
(newest | oldest) View (newer 50 | older 50) (20 | 50 | 100 | 250 | 500)
