User contributions
(newest | oldest) View (newer 50 | older 50) (20 | 50 | 100 | 250 | 500)
- 11:35, 23 April 2024 (diff | hist) . . (+3,785) . . N Using TypeRange table to retrieve the originating type-range for an id (Created page with "C++: <nowiki> #include "veri_file.h" #include "DataBase.h" #include "Map.h" #include "Set.h" #ifdef VERIFIC_NAMESPACE using namespace Verific ; #endif int main() { Runt...") (current)
- 11:30, 23 April 2024 (diff | hist) . . (+190) . . Main Page
- 19:52, 3 April 2024 (diff | hist) . . (+52) . . In Verilog parsetree adding names to unnamed instances (current)
- 17:05, 28 February 2024 (diff | hist) . . (+114) . . SystemVerilog "std" package (current)
- 17:41, 25 January 2024 (diff | hist) . . (-6) . . Instance - Module binding order (current)
- 09:51, 17 November 2023 (diff | hist) . . (-1) . . Constant expression replacement (current)
- 21:53, 31 October 2023 (diff | hist) . . (-5) . . Notes on analysis (current)
- 21:52, 31 October 2023 (diff | hist) . . (+136) . . Notes on analysis
- 12:13, 20 October 2023 (diff | hist) . . (0) . . Notes on analysis
- 09:32, 20 October 2023 (diff | hist) . . (+126) . . Notes on analysis
- 17:25, 11 October 2023 (diff | hist) . . (+268) . . How to get best support from Verific (current)
- 14:15, 10 October 2023 (diff | hist) . . (-8) . . How to change name of id in Verilog parsetree (current)
- 10:59, 29 September 2023 (diff | hist) . . (-86) . . Traverse instances in parsetree
- 10:57, 29 September 2023 (diff | hist) . . (+367) . . Traverse instances in parsetree
- 13:19, 22 August 2023 (diff | hist) . . (+3,244) . . N Finding hierarchical paths of a Netlist (Created page with "This application displays all hierarchical paths of Netlist of Cell 'bot1' in the Netlist Database. <nowiki> #include "veri_file.h" #include "DataBase.h" #include "Strings.h...") (current)
- 13:12, 22 August 2023 (diff | hist) . . (+102) . . Main Page
- 14:49, 8 August 2023 (diff | hist) . . (-2) . . Static elaboration
- 14:49, 8 August 2023 (diff | hist) . . (+43) . . Static elaboration
- 14:48, 8 August 2023 (diff | hist) . . (+31) . . Static elaboration
- 12:34, 2 August 2023 (diff | hist) . . (+1,679) . . N How to use RegisterPragmaRefCallBack() (Created page with "Here is a small example showing how to use RegisterPragmaRefCallBack(): <nowiki> #include <iostream> #include "veri_file.h" #include "vhdl_file.h" #include "Message.h" usin...") (current)
- 12:25, 2 August 2023 (diff | hist) . . (+96) . . Main Page
- 08:40, 26 July 2023 (diff | hist) . . (+57) . . How to get linefile data of macros - Macro callback function
- 08:51, 16 June 2023 (diff | hist) . . (+90) . . Escaped identifiers in RTL files and in Verific data structures (current)
- 17:23, 5 June 2023 (diff | hist) . . (+1,333) . . Parse select modules only and ignore the rest (current)
- 13:58, 24 April 2023 (diff | hist) . . (+3,728) . . N In Verilog parsetree adding names to unnamed instances (Created page with "In Verilog, each module instantiation should have a name. But name is optional for UDP instantiation and Verilog primitive instantiation. Verific issues a warning for unnamed...")
- 13:50, 24 April 2023 (diff | hist) . . (+1) . . Main Page
- 13:50, 24 April 2023 (diff | hist) . . (+130) . . Main Page
- 15:02, 14 March 2023 (diff | hist) . . (-2) . . Difference between RTL and gate-level simulations - Flipflop with async set and async reset (current)
- 14:59, 14 March 2023 (diff | hist) . . (0) . . Difference between RTL and gate-level simulations - Flipflop with async set and async reset
- 11:23, 24 February 2023 (diff | hist) . . (-34) . . Notes on analysis
- 11:26, 21 February 2023 (diff | hist) . . (+26) . . Instance - Module binding order
- 14:40, 13 February 2023 (diff | hist) . . (+3,195) . . Verilog Port Expressions (current)
- 10:59, 10 February 2023 (diff | hist) . . (+1,742) . . Verilog Port Expressions
- 10:30, 10 February 2023 (diff | hist) . . (-51) . . Main Page
- 10:27, 10 February 2023 (diff | hist) . . (+38) . . N Verilog ports being renamed (Hoa moved page Verilog ports being renamed to Verilog Port Expressions) (current)
- 10:27, 10 February 2023 (diff | hist) . . (0) . . m Verilog Port Expressions (Hoa moved page Verilog ports being renamed to Verilog Port Expressions)
- 15:59, 25 January 2023 (diff | hist) . . (+296) . . How to get best support from Verific
- 10:35, 15 December 2022 (diff | hist) . . (+116) . . Static elaboration
- 15:32, 17 November 2022 (diff | hist) . . (+6,695) . . N Evaluate 'for-generate' loop (Created page with "C++ application: <nowiki> #include "veri_file.h" #include "VeriModule.h" #include "VeriBaseValue_Stat.h" #include "VeriVisitor.h" #include "VeriExpression.h" #include "VeriC...") (current)
- 15:28, 17 November 2022 (diff | hist) . . (+79) . . Main Page
- 15:12, 28 October 2022 (diff | hist) . . (+279) . . How to save computer resources (current)
- 17:49, 24 October 2022 (diff | hist) . . (-1) . . Replacing Verific built-in primitives/operators with user implementations (current)
- 16:27, 7 October 2022 (diff | hist) . . (0) . . Instance - Module binding order
- 17:57, 27 September 2022 (diff | hist) . . (+8) . . Modules with ' 1' ' 2' suffix in their names
- 15:12, 27 September 2022 (diff | hist) . . (+2,091) . . N Modules with ' 1' ' 2' suffix in their names (Created page with "Static elaboration process adds the suffix "_<number>" to the module name when: #Module contains hierarchical identifier(s), and #Hierarchical identifier(s) in that module poi...")
- 15:11, 27 September 2022 (diff | hist) . . (-7) . . Main Page
- 14:46, 27 September 2022 (diff | hist) . . (+7) . . Modules with " 1", " 2", ..., suffix in their names (current)
- 14:45, 27 September 2022 (diff | hist) . . (+22) . . Modules with " 1", " 2", ..., suffix in their names
- 14:44, 27 September 2022 (diff | hist) . . (-34) . . Modules with " 1", " 2", ..., suffix in their names
- 14:42, 27 September 2022 (diff | hist) . . (+676) . . Modules with " 1", " 2", ..., suffix in their names
(newest | oldest) View (newer 50 | older 50) (20 | 50 | 100 | 250 | 500)
