Verific Design Automation today announced Innergy Systems licensed its Parser Platform to serve as the front end to its new Power Analysis Platform that combines quick-debug power analysis with fast power model generation.
Verific’s Parser Platform License Secured by Empyrean
Verific Design Automation today announced Empyrean, provider of fast and physically aware, design closure and optimization solutions for systems on chip (SoCs), licensed its Parser Platform to function as the front end to Qualib, library quality inspection software.
Verific Integrates INVIO with Flagship Parsers
Verific today announced full integration of INVIO with its flagship parser platforms. This follows an earlier announcement that it acquired from Invionics Software the INVIO platform, with its high-level level application programming interfaces (APIs) that enable Verific users to simplify and streamline their design environment, accelerating tool development.
Verific’s Parser Platform Selected by Efinix
Verific Design Automation today announced Efinix™, an innovator in programmable product platforms and technology, selected its Verilog Parser Platform and register transfer level (RTL) elaborator to serve as the front end to the Efinity™ Integrated Design Environment (IDE).
Baum Licenses Verific’s Parser Platform
Baum, a leader in power analysis solutions, today became the newest licensee of Verific Design Automation, the recognized leader of SystemVerilog, VHDL and UPF Parser Platforms in production and development use throughout the semiconductor industry.
Verific Acquires INVIO Platform
Under terms of the agreement, Verific will acquire Invionics Software’s entire INVIO technology portfolio, for electronic design automation (EDA) tools and flows. An R&D group with real-world design experience and a deep understanding of EDA software development will join Verific’s engineering department.
Verific signs functional safety provider Austemper
SystemVerilog and VHDL parsers from Verific serve as the front end to Austemper’s software that analyzes, augments and verifies functional safety in system-on-chip (SoC), application specific integrated circuit (ASIC) and intellectual property (IP) designs ensuring they meet functional safety requirements.
Verific Adds UPF Elaborator to Comprehensive Parser Platform Portfolio
New Functionality Broadens UPF Parser/Analyzer Capabilities
Verific Design Automation, the recognized leader of SystemVerilog, VHDL and Unified Power Format (UPF) Parser Platforms in production and development use throughout the semiconductor industry, today announced availability of its UPF Elaborator.
Focus on core competency, outsource the rest
A startup can shave 12 months or more off the development cycle by outsourcing non-essential elements of product design.
I’m hearing from different sources that investments in electronic design automation (EDA) and semiconductor startups are picking up around the globe and not just in Silicon Valley. That’s welcome news –– and long overdue –– as we move through 2017. With funding come new and innovative products and the cycle of growth to acquisition or other successful outcomes endures.
Verific: the Name is Short for Verification…
I had an interesting conversation with Michiel Ligthart and Rick Carlson of Verific. They have a unique niche in the EDA ecosystem. They provide parsers for SystemVerilog, VHDL, and IEEE 1801 (fka UPF). They really have no competition other than companies that develop their own parsers in-house, usually for historical reasons.
- 1
- 2
- 3
- …
- 5
- Next Page »