Verific Design Automation

  • Home
  • Products
  • Downloads
  • News
  • Testimonials
  • About Verific
  • Contact us

29 July 2021

Interview for Semiconductor Engineering: Abhijit Chakrabarty

“Continuous education starts during hiring with a well-ordered training program,” says Abhijit Chakrabarty, general manager for India operations at Verific, for Semiconductor Engineering’s article on Continuous Education for Engineers. “We don’t expect new hires to be experts in SystemVerilog, C++, compiler technology, and digital design.

“We often engage with students as summer trainees,” says Chakrabathy. “Initially, they are provided with LRMs of the SystemVerilog and/or VHDL language, and they play with simulators and in-house designs. They are then introduced to the concept of synthesizable designs. After six to eight months, they are tasked with writing applications using defined APIs while following a strict coding guideline. During the entire training process, all senior members of the technical staff are available for guidance and help with technical queries. When developing core software, senior developers are there to provide code reviews and lots of feedback. The whole lifecycle is continuous learning.”

Read More.

Filed Under: Geen categorie

14 May 2021

COO Interview: Michiel Ligthart of Verific

Today, Semiwiki profiles Verific Design Automation, perhaps the most popular company at DAC (when it’s an in-person event) because of its giveaway –– a 10”stuffed giraffe for anyone who walks up to its booth and listens to its story.

But, Verific is also a popular EDA company for more reasons than its tradeshow  giveaway. If you’re using any type of FPGA implementation or EDA verification tool, Verific is probably inside. 

Read More

Filed Under: Geen categorie

18 December 2020

Verific and DARPA Sign Partnership for Streamlined Access to Industry-Standard SystemVerilog

Verific Design Automation today announced a partnership agreement with the U.S. Defense Advanced Research Projects Agency (DARPA) to provide the DARPA community access to its electronic design automation (EDA) software in production and development use throughout the semiconductor industry.

Read More

Filed Under: Geen categorie

18 September 2020

Symbiotic EDA selects Verific for SystemVerilog, VHDL

Verific Design Automation today confirmed its Parser Platform serves as the front end to Symbiotic EDA’s system-on-chip (SoC) synthesis, formal verification and field programmable gate array (FPGA) chip design software.

Read More

Filed Under: Geen categorie

17 February 2020

Celebrating 20 Years of Exceptional Support, Part 6

The six-part series of interviews with some of Verific’s biggest user fans concludes with profiles of Wolfgang Roesner, IBM Fellow for Hardware Verification and Verification Tools, and serial entrepreneur George Janac.

Read More

Filed Under: Geen categorie

10 February 2020

Celebrating 20 Years of Exceptional Support, Part 5

Going the Extra Mile

ANSYS Semiconductor’s Vic Kulkarni, who serves as its vice president and chief strategist, offers a fitting tribute to Verific. “Verific goes the extra mile and provides solutions head and shoulders above others.”

Read More

Filed Under: Geen categorie Tagged With: Part 5

3 February 2020

Celebrating 20 Years of Exceptional Support, Part 4

Good Partnership on All Levels

A profile of Verific’s partnership with Real Intent is the next post in the series. Rajiv Kumar, its vice president of engineering, details the relationship between the two companies. As far as he’s concerned, there’s no need to look at another vendor.

Read More

Filed Under: Geen categorie Tagged With: Part 4

27 January 2020

Celebrating 20 Years of Exceptional Support, Part 3

The Silent Partner

The blog post series resumes with Andrew Dauman, vice president of engineering at Tortuga Logic, who considers Verific to be a silent partner. Verific’s impact on the industry has never been visible, but it’s significant, nonetheless.

Read More

Filed Under: Geen categorie Tagged With: Part 3

20 January 2020

Celebrating 20 Years of Exceptional Support, Part 2

Marrying Expertise to Avoid Redoing What’s Already Been Done

The blog post series continues with Baum’s Andy Ladd who values the Verific relationship. Verific’s marries its customers’ expertise with its own to avoid redoing what’s already been done.

Read More

Filed Under: Geen categorie Tagged With: Part 2

13 January 2020

Celebrating 20 Years of Exceptional Support, Part 1

Fierce Loyalty to Verific’s Value

An interview with Scott Aron Bloom, former chief technology officer at Blue Pearl and a 17-year Verific customer, is perhaps the best way to kick-off the blog post series. “I’m fiercely loyal and value what Verific provides.”

Read More

Filed Under: Geen categorie

  • « Previous Page
  • 1
  • 2
  • 3
  • 4
  • …
  • 7
  • Next Page »

Design Automation Conference

Rick Carlson at DAC 2017
Interview with Rick Carlson, VP of Sales, at DAC 2018

DAC interview video
Interview with Rob Dekker at DAC 2016

Save

Save

Free 30-day Evaluation Package
Click here for our free Evaluation Package

PDF Downloads
Datasheets, white papers and blogs

Viper
Online defect and enhancement tracking

Documentation
Online documentation

FAQs
Q and A on Verific APIs and more

Verific Design Automation, Inc.
Please call (+1) 510-522-1555
Or email us at info@verific.com

© Copyright 2000–2022 • Verific Design Automation. All Rights Reserved