Going the Extra Mile
ANSYS Semiconductor’s Vic Kulkarni, who serves as its vice president and chief strategist, offers a fitting tribute to Verific. “Verific goes the extra mile and provides solutions head and shoulders above others.”
ANSYS Semiconductor’s Vic Kulkarni, who serves as its vice president and chief strategist, offers a fitting tribute to Verific. “Verific goes the extra mile and provides solutions head and shoulders above others.”
A profile of Verific’s partnership with Real Intent is the next post in the series. Rajiv Kumar, its vice president of engineering, details the relationship between the two companies. As far as he’s concerned, there’s no need to look at another vendor.
The blog post series resumes with Andrew Dauman, vice president of engineering at Tortuga Logic, who considers Verific to be a silent partner. Verific’s impact on the industry has never been visible, but it’s significant, nonetheless.
The blog post series continues with Baum’s Andy Ladd who values the Verific relationship. Verific’s marries its customers’ expertise with its own to avoid redoing what’s already been done.
An interview with Scott Aron Bloom, former chief technology officer at Blue Pearl and a 17-year Verific customer, is perhaps the best way to kick-off the blog post series. “I’m fiercely loyal and value what Verific provides.”
Nanette Collins, public relations consultant for Verific, interviewed several of Verific’s long-time customers and wrote a six-part blog series on their experience with Verific.
Verific Design Automation today announced long-time customer vSync Circuits added Verific’s static elaboration to its product mix and introduced vLinter, early rule-based design analysis and verification software.
What do JasperGold, Stratus, and the Rocketick part of Xcelium have in common? Well, they are all Cadence products, of course. But they also all use Verific as parsers for SystemVerilog, Verilog, and VHDL.
Verific got started twenty years ago, Rob Dekker told me.
I recently had a call with Rob Dekker, Founder and CTO of Verific. If you’re in EDA or semiconductor CAD, chances are high that you know who they are. They’re king of the hill in parser software for SystemVerilog and VHDL.
Sanjay Gangal interviewed Michiel Ligthart, President and COO at Verific Design Automation at the 2019 DVCon.
Free 30-day Evaluation Package
Click here for our free Evaluation Package
PDF Downloads
Datasheets, white papers and blogs
Viper
Online defect and enhancement tracking
Documentation
Online documentation
FAQs
Q and A on Verific APIs and more
Verific Design Automation, Inc.
Please call (+1) 510-522-1555
Or email us at info@verific.com