Verific Design Automation

  • Home
  • Products
  • Downloads
  • News
  • Testimonials
  • About Verific
  • Contact us

21 January 2014

Verific increases revenue by 15%

Verific Design Automation, provider of SystemVerilog, Verilog and VHDL parsers, closed 2013 with a double-digit increase in revenue and56 active user companies, many of whom are longstanding customers.

Read more

Filed Under: Geen categorie

13 August 2013

Tabula upgrades to SystemVerilog

Verific Design Automation, provider of SystemVerilog, Verilog and VHDL parsers, today announced that Tabula (www.tabula.com) has added Verific’s SystemVerilog parser as front-end support to version 2.7.1 of its Stylus® compiler.

Read more

Filed Under: Geen categorie

28 January 2013

Verific increases revenue by 20%

Verific Design Automation, provider of SystemVerilog, Verilog and VHDL parsers, ended 2012 with 52 active user companies and a revenue increase of 20% over 2011.

Read more

Filed Under: Geen categorie

15 August 2012

Aldec partners with Verific for HES platform

Verific Design Automation today announced it licensed its industry-standard, IEEE-compliant SystemVerilog and VHDL platform to Aldec, Inc.,a global leader in electronic design verification, to be included into its Hardware Emulation Solution (HES™).

Read more

Filed Under: Geen categorie

9 May 2012

Excellicon’s ConMan uses Verific

Excellicon, a first-time exhibitor of end-to-end Timing Constraints Solution at the Design Automation Conference (DAC), today announced it adopted Verific Design Automation’s industry-standard, IEEE-compliant front-end platform for use with its software for timing constraints authoring, verification and management.

Read more

Filed Under: Geen categorie

16 February 2012

Blue Pearl selects Verific

Verific Design Automation, supplier of industry-standard, IEEE-compliant SystemVerilog and VHDL front-end solutions, has been selected by Blue Pearl Software to support its Blue Pearl Software Suite.

Read more

Filed Under: Geen categorie

2 February 2012

Verific adds UPF 2.0 to Parser Platform

Verific Design Automation today announced immediate availability of a parser for the IEEE 1801-2009 Standard for Design and Verification of Low-Power Integrated Circuits. Also known as Unified Power Format 2.0 (UPF 2.0), it was developed by standards organization Accellera and carries the support of multiple EDA vendors.

Read more

Filed Under: Geen categorie

12 January 2012

Do-It-Yourself EDA Flows Take Off in 2012

When Verific started providing (System)Verilog and VHDL parsers in 2001, EDA companies were quick to jump on the bandwagon. Semiconductor companies with internal CAD teams and FPGA companies supporting customer design tools followed suit when they realized that they would be better off re-using Verific’s parsers than build their own.

Read more

Filed Under: Geen categorie

25 August 2011

vSync Circuits licenses Verific’s Parser Platform

Verific Design Automation, supplier of industry-standard, IEEE-compliant hardware description language (HDL) front-end solutions, today announced vSync Circuits Ltd.   in Israel has licensed its parser platform for use with the vSync clock domain crossing (CDC) verification software.

Read more

Filed Under: Geen categorie

20 May 2011

Verific unveils Perl interface for its SystemVerilog and VHDL front-end solutions

The folks at Verific Design Automation, long known for their SystemVerilog and VHDL front-end solutions used by leading EDA, FPGA and semiconductor companies worldwide, have just unveiled a Perl interface to their industry-standard, IEEE-compliant SystemVerilog and VHDL parsers and elaborators.

Read more

Filed Under: Geen categorie

  • « Previous Page
  • 1
  • …
  • 5
  • 6
  • 7
  • 8
  • Next Page »

Design Automation Conference

Rick Carlson at DAC 2017
Interview with Rick Carlson, VP of Sales, at DAC 2018

DAC interview video
Interview with Rob Dekker at DAC 2016

Save

Save

Free 30-day Evaluation Package
Click here for our free Evaluation Package

PDF Downloads
Datasheets, white papers and blogs

Viper
Online defect and enhancement tracking

Documentation
Online documentation

FAQs
Q and A on Verific APIs and more

Verific Design Automation, Inc.
Please call (+1) 510-522-1555
Or email us at info@verific.com

© Copyright 2000–2025 • Verific Design Automation. All Rights Reserved