Verific Design Automation

  • Home
  • Products
  • Downloads
  • News
  • Testimonials
  • About Verific
  • Contact us

1 May 2014

Connectivity package links Concept’s schematics and Verific’s parsers

Electronic Design Automation (EDA) component software leaders Concept Engineering and Verific Design Automation today announced immediate availability of a connectivity package that links Concept Engineering’s NlviewTM schematic generator and visualization engine with Verific’s netlist database.

VVDI-Link gives Nlview, used within EDA tools to automatically create and visualize schematics for different levels of electronic circuits, direct access to the Verific database of industry-standard, IEEE-compliant SystemVerilog and VHDL parsers. It is available from Concept Engineering as part of its Nlview family at no additional charge to existing customers.

“Concept Engineering and Verific have worked together since 2003 and continue to look for ways that will improve a designer’s productivity,” says Michiel Ligthart, Verific’s president and chief operating officer. “While a connectivity package may seem trivial, it’s actually a critical link.”

The same technology is deployed in Concept Engineering’s RTLvision® PRO tool, a powerful, easy-to-use register transfer level (RTL) viewer and debugger that combines Verilog, VHDL and SystemVerilog viewers in one integrated debugging cockpit.

“Software design teams rely on high-quality software components, such as automatic schematic generators and language parsers, which is why it was important to link our tools together,” comments Gerhard Angst, Concept Engineering’s chief executive officer and president. “Our new VVDI-Link package makes it easy to create innovative debugging cockpits for EDA tools.”

Concept Engineering’s Nlview provides automatic generation of schematic diagrams for different levels of electronic circuits, including transistor, gate, RTL, block and system. A fine granularity of user preferences can be mixed with machine computed “beauty” for the best human-readable diagrams. Interactive circuit exploration is supported by incremental schematic generation and navigation technology. Nlview provides a set of application programming interfaces (APIs) and interfaces for different GUI platforms.

Verific’s software is the front end to a variety of EDA and field programmable gate array (FPGA) tools for analysis, simulation, verification, synthesis, emulation and test of RTL designs. Its Parser Platform includes support for SystemVerilog, Verilog, VHDL and UPF, and provides C++ and Perl APIs. Verific’s software is distributed as C++ source code and compiles on all 32- and 64-bit Unix, Linux and Windows operating systems.

Filed Under: Geen categorie

Latest news

  • June 2025
  • October 2024
  • July 2024
  • June 2024
  • January 2024
  • August 2023
  • July 2023
  • May 2023
  • October 2022
  • August 2022
  • July 2022
  • June 2022
  • February 2022
  • December 2021
  • November 2021
  • October 2021
  • September 2021
  • July 2021
  • May 2021
  • December 2020
  • September 2020
  • February 2020
  • January 2020
  • December 2019
  • May 2019
  • April 2019
  • March 2019
  • October 2018
  • June 2018
  • May 2018
  • October 2017
  • September 2017
  • June 2017
  • May 2017
  • February 2017
  • October 2016
  • July 2016
  • May 2016
  • April 2016
  • March 2016
  • January 2016
  • October 2015
  • July 2015
  • May 2015
  • March 2015
  • February 2015
  • January 2015
  • September 2014
  • August 2014
  • July 2014
  • May 2014
  • February 2014
  • January 2014
  • August 2013
  • January 2013
  • August 2012
  • May 2012
  • February 2012
  • January 2012
  • August 2011
  • May 2011
  • April 2011
  • January 2011
  • November 2010
  • October 2010
  • April 2010
  • March 2010
  • February 2010

Design Automation Conference

Rick Carlson at DAC 2017
Interview with Rick Carlson, VP of Sales, at DAC 2018

DAC interview video
Interview with Rob Dekker at DAC 2016

Save

Save

Free 30-day Evaluation Package
Click here for our free Evaluation Package

PDF Downloads
Datasheets, white papers and blogs

Viper
Online defect and enhancement tracking

Documentation
Online documentation

FAQs
Q and A on Verific APIs and more

Verific Design Automation, Inc.
Please call (+1) 510-522-1555
Or email us at info@verific.com

© Copyright 2000–2025 • Verific Design Automation. All Rights Reserved