Verific Design Automation

  • Home
  • Products
  • Downloads
  • News
  • Testimonials
  • About Verific
  • Contact us

Archives for February 2015

11 February 2015

Rocketick Renews Parser Platform License

Verific Design Automation, provider of SystemVerilog, VHDL and UPF parsers, today announced Rocketick Technologies Ltd., a leading provider of Verilog simulation acceleration solutions for chip verification, has renewed its license for Verific’s SystemVerilog Parser Platform.

“Verific has been an outstanding partner,” adds Uri Tal, Rocketick’s chief executive officer. “Its software is high quality, as is the support and service. I can’t think of a more responsive and supportive EDA vendor.”
Read more

Filed Under: news

Design Automation Conference

Rick Carlson at DAC 2017
Interview with Rick Carlson, VP of Sales, at DAC 2018

DAC interview video
Interview with Rob Dekker at DAC 2016

Save

Save

Free 30-day Evaluation Package
Click here for our free Evaluation Package

PDF Downloads
Datasheets, white papers and blogs

Viper
Online defect and enhancement tracking

Documentation
Online documentation

FAQs
Q and A on Verific APIs and more

Verific Design Automation, Inc.
Please call (+1) 510-522-1555
Or email us at info@verific.com

© Copyright 2000–2022 • Verific Design Automation. All Rights Reserved