Verific Design Automation

  • Home
  • Products
  • Downloads
  • News
  • Testimonials
  • About Verific
  • Contact us

Verilog Test Suites

Verific Design Automation’s Verilog Test Suites cover syntax and semantics of Verilog 2001, Verilog-AMS, and SystemVerilog.

Other than conventional LRM tests, Verific’s tests concentrate on the synthesizable subset of Verilog, thus providing superior coverage for EDA products.

The test suite covers SystemVerilog IEEE 1800, Verilog-AMS 2.0 (approved by Open Verilog International, 2000), IEEE-1364 and Verilog-2001.

All test cases are arranged according to the section number as provided in the LRM. Also each test case clearly states the feature that is being tested. All related test cases are grouped together under the same category. Inside a group every test case is stored under a separate directory. Each synthesizable test case has a bench file.

Designs which are not synthesizable are self testing. A large set of miscellaneous designs combines different SystemVerilog features and also features of Verilog-95/Verilog-2001.

Finally, the test suites include a rich set of negative test cases.

Verific Test Suite

Available Suites

Our test suites are industry proven and in use with several leading EDA companies. We currently have the following suites available:

  # of tests # synthesizable
   Verilog 2001 1000 940
   Verilog AMS 130 na
   SystemVerilog 2600 700
Do you want more information?

Try our Free 30-day Evaluation Package, our downloads page or just contact us.

Highlights

  • Test suites cover IEEE 1800 (SystemVerilog), Verilog-AMS
    2.1, and IEEE-1364 (Verilog-2001) standards.
  • All test cases are arranged according to the section number as provided in the LRM. Each test case clearly states the feature that is being tested.
  • Each synthesizable test case has a test bench file. Designs
    which are not synthesizable are self testing.
  • SystemVerilog
  • VHDL
  • UPF
  • INVIO
  • Verilog
  • Verilog-AMS
  • Verilog Netlist Only
  • EDIF / SDF / Liberty
  • Verilog Test Suites
  • Back to Main Flow Diagram

Free 30-day Evaluation Package
Click here for our free Evaluation Package

PDF Downloads
Datasheets, white papers and blogs

Viper
Online defect and enhancement tracking

Documentation
Online documentation

FAQs
Q and A on Verific APIs and more

Verific Design Automation, Inc.
Please call (+1) 510-522-1555
Or email us at info@verific.com

© Copyright 2000–2025 • Verific Design Automation. All Rights Reserved