Difference between revisions of "Main Page"

From Verific Design Automation FAQ
Jump to: navigation, search
Line 73: Line 73:
 
* [[How to get packed dimensions of enum | SystemVerilog/C++: How to get packed dimensions of enum]]
 
* [[How to get packed dimensions of enum | SystemVerilog/C++: How to get packed dimensions of enum]]
 
* [[Traverse instances in parsetree | Verilog/VHDL/C++: Traverse instances in parsetree]]
 
* [[Traverse instances in parsetree | Verilog/VHDL/C++: Traverse instances in parsetree]]
* [[How to use IsUserDeclared()]]
+
* [[Verilog/C++: How to use IsUserDeclared()]]

Revision as of 15:55, 13 May 2020

General

Input: VHDL, Verilog (and SystemVerilog), Liberty, EDIF

Netlist Database

Output

Scripting languages: TCL, Perl, Python

Code examples