Main Page

From Verific Design Automation FAQ
Revision as of 12:46, 17 June 2021 by Hoa (Talk | contribs)

Jump to: navigation, search

General

Input: VHDL, Verilog (and SystemVerilog), Liberty, EDIF

Netlist Database

Output

Scripting languages: TCL, Perl, Python

Code examples